Introduction
Vector architectures have been used for many years for high performance numerical applications -an area where they still excel. The first vector machines were supercomputers using memory-to-memory operation, but vector machines only became commercially successful with the addition of vector registers in the Cray-l [la] . Following the Cray-1, a number of vector machines have been designed and sold, from supercomputers with very high vector bandwidths [8] to more modest mini-supercomputers. More recently, *This work was supported by the Ministry of Education of Spain under contract 0429/95, by CIRIT grant BEAI96/11/124 and by the CEPBA.
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the value of vector architectures for desktop applications is being recognized. In particular, many DSP and multimedia applications -graphics, compression, encryption -are very well suited for vector implementation [l] . Also, research focusing on new processormemory organizations, such as IRAM [lo] , would also benefit from vector technology.
Studies in recent years [13, 5, 111, however, have shown performance achieved by vector architectures on real programs falls short of what should be achieved by considering available hardware resources. Functional unit hazards and conflicts in the vector register file can make vector processors stall for long periods of time and result in latency problems similar t o those in scalar processors. Each time a vector process,or stalls and the memory port becomes idle, memory bandwidth goes unused. Furthermore, latency tolerance properties of vectors are lost: the first load instruction at the idle memory port exposes the full memory latency. These results suggest a need t o improve the memory performance in vector architectures. Unfortunately, typical hardware techniques used in scalar processors to improve memory usage and reduce memory latency have not always been useful in vector architectures. For example, d a t a caches have been studied [9, 61; however, the results are mixed, with performance gain or loss depending on working set sizes and the fraction of non-unit stride memory access. Data caches have not been put into widespread use in vector processors (except to cache scalar data).
Dynamic instruction issue is the preferred solution in scalar processors to attack the memory latency problem by allowing memory reference instructions to proceed when other instructions are waiting for memory data. T h a t is, memory reference instructions are allowed t o slip ahead of execution instructions. Vector processors have not generally used dynamic instruction issue (except in one recent design, the NEC SX-4 [14] ). The reasons are unclear. Perhaps it has been thought t h a t the inherent latency hiding advantages of vectors are sufficient. Or, it is possibly because the first successful vector machine, the Cray-1, issued instructions in order, and additional innovations in vector instruction issue were simply not pursued.
Besides in-order vector instruction issue, traditional vector machines have had a relatively small number of vector registers (8 is typical). T h e limited number of vector registers was initially the result of hardware costs when vector register instruction sets were originally being developed; today the small number of registers is generally recognized as a shortcoming. Register renaming, useful for out-of-order issue, can come to the rescue here as well. With register renaming more physical registers are made available, and vector register conflicts are reduced. Another feature of traditional vector machines is that they have not supported virtual memory -a t least not in the fully flexible manner of most modern scalar processors. The primary reason is the difficulty of implementing precise interrupts for page faults -a difficulty that arises from the very high level of concurrency in vector machines. Once again, features for implementing dynamic instruction issue for scalars can be easily adapted to vectors. Register renaming and reorder buffers allow relatively easy recovery of state information after a fault condition has occurred.
In this paper, we show that using out-of-order issue and register renaming techniques in a vector processor, performance can be greatly improved. Dynamic instruction scheduling allows memory latencies to be overlapped more completely ~ and uses the valuable memory resource more efficiently in the process. Moreover, once renaming has been introduced into the architecture, it enables straightforward implementations of precise exceptions, which in turn provide an easy way of introducing virtual memory, without much extra hardware and without incurring a great performance penalty. We also present a new techniqiie aimed at dynamically eliminating redundant loads. Using this technique, memory traffic can be significantly reduced and performance is further increased.
Vector Architectures and Implementations
This study is based on a traditional vector processor and numerical applications, primarily because of the maturity of compilers and the availability of benchmarks and simulation tools. We feel that the general conclusions will extend to other vector applications, hcwever. The renaming, out-of-order vector architecture we propose is modeled after a Convex C3400. In this section we describe the base C3400 architecture and implementation (henceforth, the reference archztecture), and the dynamic out-of-order vector architecture (referred to as OOOK4).
The C3400 Reference Architecture
The Convex C3400 consists of a scalar unit and an independent vector unit. T h e scalar unit executes all instructions that involve scalar registers (A and S registers), and issues a maximum of one instruction per cycle. The vector unit consists of two computation units (FUl and FU2) and one memory accessing unit (MEM). T h e FU2 unit is a general purpose arithmetic unit capable of executing all vector instructions. The FU1 unit is a rest,ricted functional unit that executes all vector instructions ezcepd multiplication, division and square root. Both functional units are fully pipelined. The vector unit has 8 vector registers which hold up to 128 elements of 64 bits each. The eight vector registers are connected to the functional units through a restricted crossbar. Pairs of vector registers are grouped in a register bank and share two read ports and one write port that links them t o the functional units. The compiler is responsible for scheduling vector instructions and allocating vector registers so that no port conflicts arise. The reference machine implements vector chaining from functional units to other functional units and to the store unit. It does not chain memory loads to functional units, however.
The Dynamic Out-of-Order Vector
Architecture (OOOVA)
The out-of-order and renaming version of the reference architecture, OOOVA, is shown in figure 1. It is derived from the reference architecture by applying a renaming technique very similar to that, found in the RlOOOO [16] . Instructions flow in-order through the The V register read/write ports have been-modified from the original C34 scheme. In the OOOVA, each vector register has 1 dedicated read port and 1 dedicated write port. The original banking schcmc of the register file can not be kept because renaming shuffles all the compiler scheduled read/writ,e ports and, ther.efore, would induce a lot of port conflicts.
The reorder buffer can hold 64 instructions. The machine has a 64 entry BTB, where each entry has a 2-bit saturating coiint,rr for predicting the out,conie of branches. Also, an 8-deep return stack is used to predict call/return sequences. Both scalar register files (A and S) have 64 physical registers each. The mask register file has 8 physical registers. The fetch stage, the decode stage and all four queues only process a maximum of 1 instruction per cycle. Committing instructions proceeds at a faster rate, and up t o 4 instructions may commit per cycle.
Commit Strategy
For V registers we start with a n aggressive impleinentation where physical registers are released at the time the vector instruction begins execution. Consider the vector instruction: add vO,vl-->v3. At the rename stage, v3 will be re-mapped to, say, physical register 9 (ph9), and the old mapping of v3, which was, say, physical register 12 (ph12), will be stored in the reorder buffer slot associated with the add instruction. When the add instruction begins execution, we mark the associated reorder buffer slot as ready to be committed. When the slot reaches the head of the buffer, ph12 is released. Due to the semantics of a vector register, when ph12 is released, it is guaranteed that all instructions needing ph12 have begun execution at least one cycle before. Thus, the first element of ph12 is already flowing through the register file read crossbar. Even if ph12 is immediately reassigned t o a new logical register and some other instruction starts writAll instruction queues are set at 16 slots. 
The benchmark programs
Because we are interested in the benefits of out-oforder issue for vector instructions, we selected benchmark programs that are highly vectorizable. From all programs in the Perfect and Specfp92 benchmarks we chose the 10 programs that achieve at least 70% vectorization. First we present an analysis of the execution of the ten benchmark programs when run through the reference architecture simulator.
Consider the three vector functional units of the reference architecture (FU2, FUI and MEM). The machine state can be represented with a 3-tuple that captures the individual state of each of the three units at a given point in t8ime. For example, the 3-tuple ory port could potentially be used to fetch data from memory for future vector computations. Figure 4 presents the percentage of these cycles over total execution time. At latency 70, the port idle time ranges between 30% and 65% of total execution time. All 10 benchmark programs are memory bound when run on a single port vector machine with two functional units. Therefore, these unused memory cycles are not the result of a lack of load/store work to be done.
Performance of the OOOVA
In this section we present the performance of the OOOVA and compare it with the reference architecture. We consider both overall performance in speedup and memory port occupation.
Speedup
The effects of adding out-of-order execution and renaming to the reference architecture can be seen in figure 5 . For each program we plot the speedup over the reference architecture when the number of physical vector registers is varied from 9 to 64 (memory latency is set at 50 cycles). In each graph, we show the speedup for two OOOVA implementations: "OOOVA-16" has length 16 instruction queues, and "OOOVA-128" has length 128 queues. We also show the maximum ideal speedup that can theoretically be achieved ("IDEAL", along the top of each graph). To compute the IDEAL speedup for a program we use the total number of cycles consumed by the most heavily used vector unit (FU1, FU2, or MEM) . Thus, in IDEAL we essentially eliminate all data and memory dependences from the program, and consider performance limited only by the most saturated resource across the entire execution.
As can be seen from figure 5, the OOOVA significantly increases performance over the reference machine. With 16 physical registers, the lowest speedup is 1.24 (for tomcatv). The highest speedups are for trfd and dyfesm (1.72 and 1.70 'esp.); the remaining programs give speedups of 1.3-1.45. For numbers of physical registers greater than 16, additional speedups are generally small. The largest speedup from going t o 64 physical registers is for bdna where the additional improvement is 8.3%. The improvement in bdna is due to an extremely large main loop, which generates a sequence of basic blocks with more than 800 vector instructions. More physical registers allow it t o better match the large available ILP in these basic blocks.
On the other hand, if the number of physical vector registers is a major concern, we observe that 12 physical registers still give speedups of 1.63 and 1.70 for trfd and dyfesm and that the other programs are in the range of 1.23 to 1.38. These results suggest that a physical vector register with as few as 12 registers is sufficient in most cases. A file with 16 registers is enough to sustain high performance in every case.
When we increase the depth of the instruction queues to 128, the performance improvement is quite small (curve "OOOVA-128"). Analysis of the programs shows that two factors combine to prevent further improvements when increasing the number of issue queue slots. First, the spill code present in large basic blocks induces a lot of memory conflicts in the memory queue. Second, the lack of scalar registers sometimes prevents the dynamic unrolling of enough iterations of a vector loop to make full usage of the memory port.
Memory Port Usage
The out-of-order issue feature allows memory access instructions to slip ahead of computation instructions, resulting in a compaction of memory access operations. The presence of fewer wasted memory cycles is shown in figure 6 . This figure contains the number of cycles where the address port is idle divided by the total number of execution cycles. Bars for the reference machine, REF, and for the out-of-order machine, OOOVA are shown. The OOOVA machines has 16 physical vector registers and a memory latency of 50 cycles. With OOOVA, the fraction of idle memory cycles is more than cut in half in most cases. For all but two of the benchmarks, the memory port is idle less than 20% of the time.
Resource Usage
We now consider resource usage for the OOOVA machine and compare it with the reference machine. This is illustrated in figure 7 . The same notation as in figure 3 is used for representing the execution state. As in the previous subsections, the OOOVA machine has 16 physical vector registers and memory latency is set at 50 cycles. Figure 7 shows that the major improvement is in state ( , , ), which has almost disappeared. Also, the fully-utilized state, ( F U 2 , F U 1 , M E M ) , is relatively more frequent due to the benefits of out-oforder execution. As we have already seen, the availability of more than one memory instruction ready to be launched in the memory queues allows for much higher usage of the memory port. 
Tolerance of Memory Latencies
One way of looking at the advantage of out-of-order execution and register renaming is that it allows long memory latencies to be hidden. In previous subsections we showed the benefits of the OOOVA with a fixed memory latency of 50 cycles. In this subsection we consider the ability of the OOOVA machine to tolerate main memory lat!encies. Figure 8 shows the total execution time for the ten programs when executed on the reference machine and on the OOOVA machine for memory latencies of 1, 50, and 100 cycles. All results are for 16 physical vector registers. As shown in the figure, the reference machine is very sensitive to memory latency. Even though it is a vector machine, memory latency influences execution time considerably. On the other hand, the OOOVA machine is much more tolerant of the in- Another important point is that even at a memory latency of 1 cycle the OOOVA machine typically obtains speedups over the reference machine in the range of 1.15-1.25 (and goes as high as 1.5 in the case of dyfesm). This speedup indicates that the effects of looking ahead in the instruction stream are good even in the absence of long latency memory operations. At the other end of the scale, we see that long memory latencies can be easily tolerated using outof-order techniques. This indicates that the individ- ual memory modules in the memory system can be slowed down (changing very expensive SRAM parts for much cheaper DRAM parts) without significantly degrading total throughput. This type of technology change could have a major impact on the total cost of the machine, which is typically dominated by the cost of the memory subsystem.
Implementing Precise Traps
An important side effect of introducing register renaming into a vector architecture is that it enables a straightforward implementation of precise exceptions. In turn, the availability of precise exceptions allows the introduction of virtual memory. Virtual memory has been implemented in vector machines [15] , but is not used in many current high performance parallel vector processors [7] . Or, it is used in a very restricted form, for example by locking pages containing vector data in memory while a vector program executes [7, 141. The primary problem with implementing precise page faults in a high performance vector machine is the high number of overlapped "in-flight" operations -in some machines there may be several hundred.
Vector register renaming provides a convenient means for saving the large amount of machine state required for rollback to a precise state following a page fault or other exception. If the contents of old logical vector registers are kept until an instruction overwriting the logical register is known t o be free of exceptions, then the architected state can be restored if needed.
In order to implement precise traps, we introduce two changes to the OOOVA design: first, an instruction is allowed to commit only after it has fully completed (as opposed to the "early" commit scheme we have been using). Second, stores are only allowed to execute and update memory when they are at the head of the reorder buffer; that is, when they are the oldest uncommitted instructions. Figure 9 presents a comparison of the speedups over the reference architecture achieved by the OOOVA with early commit (labeled "early"), and by the OOOVA with late commit and execution of stores only a t the head of the reorder buffer (labeled "late"). Again, all simulations are performed with a memory latency of 50 cycles.
We can make two important observations about the graphs in Figure 9 . First, the performance degradation due t o the introduction of the late commit model is small for eight out of the ten programs. Programs hydro2d, arc2d, su2cor, tomcatv and bdna all degrade less than 5% with 16 physical registers; programs flo52 and nasa7 degrade by 7% and 10.3%, respectively.
Nevertheless, performance of the other two programs, trfd and dyfesm, is hurt rather severely when going to the late commit model ( a 41% and 47% degradation, respectively). This behavior is explained by load-store dependences. The main loop in trfd has a memory dependence between the last vector store of iteration i and the first vector load of iteration i + 1 (both are to the same address) In the early commit model, the store is done as soon as its input data is ready (with chaining between the producer and the store). In the late commit model, the store must wait until 2 intervening instructions between the producer and the store have committed. This delays the dispatching of the following load from the first iteration and explains the high slowdown. A similar situation explains the degradation in dyfesm. Second, in the late commit model, 12 registers are clearly not enough. The performance difference between 12 and 16 registers is much larger than in the early commit model. Thus, from a cost/complexity point of view, the introduction of lat~e commit has a clear impact on the implementation of the vector registers.
Dynamic Load Elimination
Register renaming with many physical registers solves instruction issue bottlcnecks causcd by a limitcd number of logical registers. However, there is another problem caused by limited logical registers: register spilling. The original compiled code still contains register spills caused by the limited number of architected registers, and to be functionally correct thcse spills must be executed. Furthermore, besides the obvious store-load spills, limited registers also cause repeated loads from the same memory location.
Limited registers are common in vector architectures, and the spill problem is aggravated because storing and re-loading a single vector register involves the movement of many words of data to and from memory.
To illustrate the importance of spill code for vector architectures, table 3 shows the number of memory spill operations (number of words moved) in the ten benchmark programs. In some of the benchmarks relatively few of the loads and stores are due t,o spills, but in several there is a large amount of spill traffic. For example, over 69% of the memory traffic in bdna is due t o spills.
In this section we propose and study a rrietliod that uses register renaming to eliminate much of the memory load traffic due to spills. The method we propose also has significant performance advantages because a Table 3 : Vector memory spill operations. Columns 2 , 3, 5 and 6 are in millions of operations load for spilled data is executed in nearly zero time.
We do not eliminate spill stores. however, because of the nced to maintain strict binary compatibility. That is, the mpmory image should reflect functionally correct state. Relaxing compatibility could lead to removing some spill stores, but we have not yet pursued this approach.
Renaming under Dynamic Load Elimination
To eliminate redundant load instructions we propose t8he following t,echnique. A t>a.g is associa.ted with each physical register (A, S and V . This tag indithe register. For vector registers, the tag is a 6-tuple: (@ , @2, vl, vs, s z , v) . Virtual addresses @I and @2 deftne a consecutive region of bytes in memory and VI, vs, and sz are the vector length, vector stride and access granularity used when the tag was created; v is cates the memory locations current 1 ' y being held by i a validity bit. For scalar registers, the tag is a 4-tuple -vl and vs are not needed. Although the problem of spilling scalar (A and S) registers is somewhat tangential to our study, they are important in the Convex architecture because of its limited number of registers.
Each time a memory operation is performed, its range of addresses is computed (this is done in the second stage of the memory pipeline). If the operation is a load, the tag associated with the destination physical register is filled with the appropriate address information. If the operation is a store, then the physical register being stored to memory has its tag updated with the corresponding address information. Thus, each time a memory operation is performed, we "alias" the register contents with the memory addresses used for loading or storing the physical register: the tag indicates an area in memory that matches the register data.
To keep tag contents consistent with memory, when a store instruction is executed its tag has to be compared against all tags already present in the register files. If any conflict is found, that is, if the memory range defined by the store tag overlaps any of the existing tags, these existing tags must be invalidated (to simplify the conflict checking hardware, this invalidation may be done conservatively).
By using the register tags, some vector load operations can be eliminated in the following manner. When, a vector load enters the third stage of the memory pipeline, its tag is checked against all tags found in the vector register file. If an exact match is found (an exact match requires all tag fields to be identical), the destination register of the vector load is renamed to the physical register it matches. At this point the load has effectively been completed -in the time it takes to do the rename. Furthermore, matching is not restricted to live registers, it can also occur with a physical register that is on the free list. As long as the validity bit is set, any regist,er (in the free list or in use) is eligible for matching. If a load matches a register in the free list, the register is taken from the free list and added to the register map table.
For scalar registers, eliminating loads is simpler. When a match involving two scalar registers is detected, the register value is copied from one register to the other. The scalar rename table is not affected. Note, however, that scalar store addresses still need to be compared against vector register tags and vector stores need to be compared against scalar tags to ensure full consistency.
A similar memory tagging technique for scalar registers is described in [a] . There, tagging is used to store memory variables in registers in the face of potential aliasing problems. That approach, though, is complicated because data is automatically copied from register to register when a tag match is found. Therefore, compiler techniques are required to adapt to this implied data movement. In our application, a tag operation either (a) alters only the rename table or (b) invalidates a tag without changing any register value. 
Pipeline modifications
With the scheme just described, when a vector load is eliminated at the disambiguation stage of the memory pipeline, the vector register renaming table is updated. Renaming is considerably complicated if vector registers are renamed in two different pipeline stages (at the decode and disambiguation stages). Therefore, the pipeline structure is modified to rename all vector registers in one and only one stage. Figure 10 shows the modified pipeline. 
Performance of dynamic load elimination
In this section we present the performance of the OOOVA machine enhanced with dynamic load elimination. As a baseline we use the late commit OOOVA described above, without dynamic load elimination.
We also study the OOOVA with load elimination for scalar data only (SLE) and OOOVA with load elimination for both scalars and vectors (SLESVLE). Figures 11 and 12 present the speedup of SLE and SLE+VLE over the baseline OOOVA for different numbers of physical vector registers (16, 32, 64 programs, the improvement is below 5%, and only tomcatv and trfd seem to be able to take advantage of the extra registers (tomcatv goes from 1.19 up to 1.40). The results show that most of the data movement to be eliminated is captured with 32 physical vector registers.
The remarkably different performance behavior of dyfesm and trfd requires explanation. This can be dolie by looking a t SLE (figure 11). Under SLE, all other programs have very low speedups (less than i.C5) and. yet,, trfd and dyfesm achieve speedups of 1.30 and 1.36, respectively (for the configuration with 32 vector registers). Our analysis of these two programs shows that the ability to bypass scalar data allows t,hese programs to "see" inore iterations of a certain loop at once. In particular, the ability to bypass data between loads and stores allows thein t o unroll the two most critical loops, whereas without SLE, the unrolling was not possible.
Traffic Reduction
A very important effect of dynamic load elimination is that it reduces the total amount of traffic seen by the nieniory system. This is a very important feature in multiprocessing environments, where less load on the memory modules usually translates into an overall system performance improvement.
We have computed the traffic reduction of each of the programs for the two dynamic load elimination configurations considered. We define the traffic reduction as the ratio between the total number of requests (load and stores) sent over the address bus by the baseline OOOVA divided by the total number of requests done by either the SLE or the SLE+VLE configurations. Figure 13 present this ratio for 32 physical vector registers. As an'example, figure 13 shows us that the SLE configuration for dyfesm performs 11% fewer memory requests than the OOOVA configuration.
As can be seen, for SLESVLE, the typical traffic reduction is between 15 and 20%. Programs dyfesm and trfd, due to their special behavior already mentioned, have much larger reductions, as much as 40%.
Summary
In this paper we have considered the usefulness of out-of-order execution and register renaming for vector architectures. We have seen through simulation that the traditional in-order vector execution model is not enough to fully use the bandwidth of a single memory port and to cover up for main memory latency (even considering that the programs were memory bound). We have shown that when out-of-order issue and register renaming are introduced, vector performance is increased. This performance advantage can be realized even when adding only a few extra physical registers to be used for renaming. Out-oforder execution is as useful in a vector processor as it is widely recognized to be in current superscalar microprocessors.
Using only 12 physical vector registers and an aggressive commit model, we have shown significant speedups over the reference machine. At a modest cost of 16 vector registers, the range of speedups was 1.24-1.72. Increasing the number of vector registers up to 64 does not lead to significant extra improvements, however.
Moreover, we have shown that large memory latencies of up t o 100 cycles can be easily tolerated. The dynamic reordering of vector instructions and the disambiguation mechanisms introduced allow the memory unit to send a continuous flow of requests to the memory system. This flow is overlapped with the arrival of data and covers up main memory latency. The introduction of register renaming gives a powerful tool for implementing precise exceptions. By changing the aggressive commit model into a conservative model where an instruction only commits when it (and all its predecessors) are known to be free of exceptions, we can recover all the architectural state at any point, in time. This allows the easy introduction of virtual memory. Our simulations have shown that the implementation of precise exceptions costs around 10% in application performance, though some programs may be much more sensitive than others.
One problem not solved by register renaming is register spilling. The addition of extra physical registers, per se, does not reduce t'he amount of spilled data. We have introduced a new technique, dynamic load elimination, that uses the renaming mechanism t o reduce the amount of load spill traffic. By tagging all our registers with memory information we can detect when a certain load is redundant and its required data is already in some other physical register. Under such conditions, the load can be performed through a simple rename table change. Our simulations have shown that this technique can further improve performance typically by factors of 1.07-1.16 (and as high as 1.78). The dynamic load elimination technique can benefit from more physical registers, since it can cache more data inside the vector register file. Simulations with 32 physical vector registers show that load elimination yields improvements typically in the range 1.10-1.20.
Moreover, at 32 registers, load elimination can reduce the total traffic to the memory system by factors ranging between 15-20% and, in some cases, up to 40%, Finally, we feel that our results should be of use to the growing community of processor architectures implementing some kind of multimedia extensions. As graphics coprocessors and DSP functions are incorporated into general purpose microprocessors, the advantages of vector instruction sets will become more evident. In order to sustain high throughput to and from special purpose devices such as frame buffers, long memory latencies will have to be tolerated. These types of applications generally require high bandwidths between the chip and the memory system not available in current microprocessors. For both bandwidth and latency problems, out-of-order vector implementations can help achieve improved performance.
